This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| en:multiasm:cs:chapter_3_5 [2026/01/10 10:01] – pczekalski | en:multiasm:cs:chapter_3_5 [2026/01/10 20:11] (current) – pczekalski | ||
|---|---|---|---|
| Line 19: | Line 19: | ||
| ===== MIMD ===== | ===== MIMD ===== | ||
| - | Multiple Instruction Multiple Data is an architecture in which many control units operate on multiple data streams. These are all architectures with more than one processor (multi-processor architectures). MIMD architectures include multi-core processors | + | Multiple Instruction Multiple Data is an architecture in which many control units operate on multiple data streams. These are all architectures with more than one processor (multi-processor architectures). MIMD architectures include multi-core processors |
| ===== MISD ===== | ===== MISD ===== | ||
| - | Multiple Instruction Single Data. At first glance, it seems illogical, but in these machines, the certainty of correct calculations is crucial | + | Multiple Instruction Single Data. At first glance, it seems illogical, but in these machines, the certainty of correct calculations is crucial |
| ===== SIMT ===== | ===== SIMT ===== | ||